

JUNO-60



SERVICE NOTES

First Edition

SPECIFICATIONS


Keyboard	61 keys, 5 octaves	Rear Panel	Output Level
VCF	RESONANCE (0 – Self Oscillation)		(L: -30dBm/M: -15dBm/H: 0dBm)
	KEY Follow (0 – 100%)		ARPEGGIO CLOCK Input
ENV	ATTACK Time (1ms – 3s)		(1 step/pulse= +2.5V or more)
	DECAY Time (2ms – 12s)	Dimensions	TUNE (±50 Cents)
	SUSTAIN Level (0 – 100%)	1060 x 378 x 113mm	
	RELEASE Time (2ms – 12s)	(W x D x H)	41-3/4 x 14-7/8 x 4-7/16in.
LFO	RATE (0.3– 20Hz)	Weight	12kg/26lbs. 7oz.
	DELAY TIME (0 – 1.5s)	Power Consumption	30W
ARPEGGIO	RATE (1.5– 50Hz)		
MEMORY	PATCH NUMBER (1 – 8)		
	BANK (1 – 7)		

PARTS LOCATION (Top)





1 Switch 1801-0121 (13149102)	7 Pot. EVA-TOHC14A161MA (13339418) Knob (016H004)
2 Switch SUT11A-1 (13129321) Button	8 Pot. EVA-TOHC14A5450KA(13339410)
3 Switch SUT11A-2 (13129322) Orange (016H029)	9 Switch EVA-A03C14AGA (13159505)
	10 Pot. EVA-TOHC14B5450KB(13339419)
	11 Pot. EVA-TOHC14A1410KA(13339416)
4 Switch SLE-623-18P (13139135)	
5 Switch SLE-622-18P (13139136)	12 Pot. EWJ-EJAP20B1410KBX2(13219759) Knob (22470128)
6 Switch KEJ10901 (13169605) Button	13 Switch ass'y KEH10003(13129717) Switch (KEH10903) (See p. 13.)
	ALL LEDs TLR124(15029103)

PARTS LOCATION (Inner)





INTERCONNECTION DIAGRAM






JACK BOARD

OPH190A (149H190A) (pcb 052H413A)




CHORUS BOARD

OPH189A (149H189A) (pcb 052H412A)





CHORUS BOARD





POWER SUPPLY BOARD

PSH094B (146H094B) 100/117V
PSH095B (146H095B) 220/240V
(pcb 052H369B)





FUSE BOARD

PSH092A (146H092A) 100/117V




PSH093A (146H093A) 220/240V
(pcb 052H414A)




BENDER BOARD

OPH162A (149H162A) (pcb 052H371A)





View from foil side



View from component side

VR1, VR2
RVF8P01-104
VR3
EWJEJA
P20B14




CPU BOARD

14


SUB OSCILLATOR

Square wave from programmable counter is also delivered to flip-flop where it is divided in half, and applied to TR4 base. The amplitude of TR4 output can continuously be varied by setting of SUB VR20 on Panel Board A.



VCF Control Voltages

While 6 contour voltages developed at ENV generator are running directly to mated VCAs on the exclusive line, they are multiplexed and carried through a common bus together with other control signals for VCF application. On the input pin of summing amp there is another multiplexed voltage (KCV) from D/A converters IC51-IC53 on CPU Board. These multiplexings are synchronized for stable data travel.



PANEL BOARD B

CPU μ PD80C49C-028

DESIGNATION	PIN NO.	FUNCTION
DB (Data Bus)	12	Prog SW Scan Display Drive RAM Address RAM Data Slider and Switch Data A/D Data
	13	
	14	
	15	
	16	
	17	
	18	
PORT 1	27	Prog SW Read / Display LED Drive
	28	
	29	
	30	
	31	
	32	
	33	
PORT 2	21	4051 x 4 Address (MPX, DMPX) Chip Select 4051 CS x 4 40174B, TC40H273P WR Enable Tape Interface Output
	22	
	23	
	24	
	35	
	36	
	37	
XTAL-1	2	Inputs for Internal Clock Oscillator
XTAL-2	3	
RESET	4	Reset Pulse Input
T ϕ	1	Tape Interface Input
T1	39	A/D Comparator Input
INT	6	Protect SW Input (Low = Protect ON, High = Protect OFF)
RD	8	RAM Read Pulse
WR	10	RAM Write Pulse, 40174, 40H273 Latch Pulse
ALE	11	Address Latch Pulse

Table 2

The flowchart (Fig. 5) will be an aid in reading the description in this section.

- When a new BANK/PATCH button is pressed, the CPU calls "Read RAM" subroutine. When BANK, PATCH and WRITE buttons are pressed, the CPU calls "Write RAM" routine.
- When the CPU finds a certain amount of discrepancy between the preceding reading and the new reading, it sets Edit Flag and updates the data being delivered.




Fig. 5

SWITCH READING

The matrices for the programmable switches and memory switches are located on Panel Boards A, B and Bender Board. They are bussed together on Panel Board B. The bus is divided into five sections with maximum eight switches per section. Each bus section and switch contact are connected to the CPU on Panel Board B: bus section through Latch IC15 (latched on PROG) and through Decoder IC16; contact through Port 1. The CPU maintains a serial data output (from DB) and reads the resultants from Port 1, in the same manner as described previously under KEY SCANNING.




Fig. 6

40H -138	0	1	2	3	4	5	6	7
0	Manual	Write	Save	Verify	Load	not used	not used	not used
1	1	2	Bank Number			not used	not used	not used
2	1	2	Patch Number			6	7	8
3	Chorus 1	WAVEFORM Pulse/Sawtooth/SUB			Chorus 2	Chorus OFF	Transpose L/M/H/HH	
4	ENV Polarity	PWM MODE ENV/MAN/LFO		HPF Cutoff Freq		VCA ENV	Patch Shift	TRIG MODE

Table 3

SWITCH DATA OUTPUT

Of the switches read during the above switch scanning, 11 programmable switches are organized in 14 bit group in the CPU and are divided into two fields when being sent out from the CPU. At the very end portion of the program loop, the CPU first issues 6-bit data on the data bus and IC13 latches it into IC8 with ALE. Then the next 8-bit is directly fed to IC9. IC8 and IC9 latch out 14 bit data at the same time when the Port 2 presents bits X1110XXX. It should be noted that TRANSPOSE information only is routed to and involved in the CPU Board switch matrix for further processing, while the remaining switch data are delivered directly to respective destinations.

IC PIN NUMBER	SW FUNCTION	IC8, IC9 OUTPUT
10	VCA ENV SEL	0= , 1=
12	HPF CUTOFF FREQ.	0 0 1 1 0 1 2 3 1 0 0 1
9	PWM MODE	0 0 1 1 LFO MAN ENV X
5	ENV POLARITY	0= , 1=
2	TRANSPOSE	0 0 1 1 L M H X 0 1 0 1
12	LFO TRIGGER	0=AUTO, 1=MAN
19	CHORUS 2	0=ON, 1=OFF
15	SUB OSC ON/OFF	0=ON, 1=OFF
16	ON/OFF	0=ON, 1=OFF
9	ON/OFF	0=ON, 1=OFF
6	CHORUS 1	0=ON, 1=OFF

Table 4

POTENTIOMETER MULTIPLEXERS AND ADC (PANEL BOARDS A, B)

MULTIPLEXER

All 16 programmable pots are divided between Panel Boards A and B, with each 8 pot group connected to an associated Pot Multiplexer. Pot MPX and ADC (Analog to Digital Converter) allow the computer on the Panel Board B to read and therefore to store the knob settings into RAM for a patch. Addresses specifying the pots to be sampled are fed from Port 2 as shown in Fig. 7. Pot MPX program starts with VR17 DELAY TIME when INH is applied from Latch IC19 on Panel Board B. The MPXer IC27 (Board A) sequentially connects each pot wiper (on Board A) to the ADC which represents analog equivalent of Pot Value in 8 bit format.




Fig. 7

ADC

The ADC is based on a Successive Approximation consisting of DAC, comparator and CPU's internal "register". To convert a Pot value the CPU (Board B) first issues 10000000 on the data bus. IC13 latches MSB which is weighted by ladder resistors, converted to 2.4V of analog equivalent then passed on to non-inverting input pin of IC6, comparator. Being fed lower voltage on (+) input than on (-) input signal being compared, the comparator turns its output low, telling the computer to keep MSB high. Then the CPU places the next bits 11000000 which caused (+) input of the comparator to rise to 3.6V, which, in turn caused comparator output to turn high, resetting DB6 to 0. In the same manner the CPU compares all the bits down to DB0 against the comparator's (-) input signal and establishes the digital data for that Pot value. This procedure is repeated 16 times for all 16 pots.




Fig. 8